FFT, FMM, and multigrid methods are widely used fast and highly scalable solvers for elliptic PDEs. However, emerging large-scale computing systems are introducing challenges in comparison to current petascale computers. Recent efforts [1] have identified several constraints in the design of exascale software that include massive concurrency, resilience management, exploiting the high performance of heterogeneous systems, energy efficiency, and utilizing the deeper and more complex memory hierarchy expected at exascale. In this paper, we perform a model-based comparison of the FFT, FMM, and multigrid methods in the context of these projected constraints. In addition we use performance models to offer predictions about the expected performance on upcoming exascale system configurations based on current technology trends.
Introduction
Elliptic PDEs arise in many applications in computational science and engineering. Classic examples are found in computational astrophysics, fluid dynamics, molecular dynamics, plasma physics, and many other areas. The rapid solution of elliptic PDEs remains of wide interest and often represents a significant portion of simulation time.
The fast Fourier transform (FFT), the fast multipole method (FMM), and multigrid methods (MG) are widely used fast and highly scalable solvers for elliptic PDEs. The FFT, FMM, and MG methods have been used in a wide variety of scientific computing applications such as particle-in-cell methods, the calculation of long-range (electrostatic) interactions in many-particle systems, such as molecular dynamics and Monte Carlo sampling [2] , and in signal analysis. The performance expectations of these methods helps guide algorithmic changes and optimizations to enable migration to exascale systems, as well as to help identify potential bottlenecks in exascale architectures. In addition, modeling helps assess the trade-offs at extreme scales, which can assist in choosing optimal methods and parameters for a given application and specific machine architecture.
Each method has advantages and disadvantages, and all have their place as PDE solvers. Generally, the FFT is used for uniform discretizations, FMM and geometric MG are efficient solvers on irregular grids with local features or discontinuities, and algebraic MG can handle arbitrary geometries, variable coefficients, and general boundary conditions. The focus of this study is on FFT, FMM, and geometric MG, although several observations extend to an algebraic setting as well [3] .
One aim of the International Exascale Software Project (IESP) is to enable the development of applications that exploit the full performance of exascale computing platforms [1] . Although these exascale platforms are not yet fully specified, it is widely believed that they will require significant changes in computing hardware architecture relative to the current petascale systems. The IESP roadmap reports that technology trends impose severe constraints on the design of an exascale software. Issues that are expected to affect system software and applications at exascale are summarized as Concurrency: Future supercomputing performance will depend mainly on increases in system scale. Processor counts of one million or more for current systems [4] whereas exascale systems are likely to incorporate one billion processing cores, assuming GHz technology. As a result, this 1000× increase in concurrency necessitates new paradigms for computing for large-scale scientific applications to ensure extrapolated scalability.
Resiliency: The exponential increase in core counts expected at exascale will lead to increases in the number of routers, switches, interconnects, and memory systems. Consequently, resilience will be a challenge for HPC applications on future exascale systems.
Heterogeneity: As accelerators advance in both performance and energy efficiency, heterogeneity has became a critical ingredient in the pursuit of exascale computing. Exploiting the performance of these heterogeneous systems is a challenge for many methods.
Energy: Power is a major challenge. Achieving an exaFLOP of sustained computation will be limited to 20 MW of power, whereas current petascale systems would require 100 MW if extended to this scale 1 . This imposes design constraints on both the hardware and software to improve the overall efficiency. Likewise, exascale algorithms need to focus on maximizing the achieved ratio of performance to power/energy consumption (power/energy efficiency), rather than focusing on raw performance alone.
Memory:
The memory hierarchy is expected to change at exascale based on both new packaging capabilities and new technologies to provide the memory bandwidth and capacity required at exascale. Changes in the memory hierarchy will affect programming models and optimizations, and ultimately performance.
In this manuscript, we perform model-based comparison of the FFT, FMM, and MG methods vis-à-vis these challenges. We also use performance models to estimate the performance on hypothetical future systems based on current technology trends. The rest of the manuscript is organized as follows. A short description of the FFT, FMM, and MG methods is provided in Section 2. In the following sections, we present, compare, and discuss the performance of these methods relative to the exascale constraints imposed by technology trends. These constraints are: concurrency (Section 4), resiliency (Section 5), heterogeneity (Section 6), energy (Section 7), and memory (Section 8). Observations and conclusions are drawn in Sections 9 and 10, respectively.
Methods
In this section we provide a brief description of FFT, FMM, and MG, in order to establish notation and as preamble to the performance analysis.
Fast Fourier Transform
The FFT is an algorithm for computing the N -point Discrete Fourier Transform (DFT) with O(N log N ) computational complexity. Let x = (x 1 , x 2 , . . . , x N ) be a vector of N complex numbers, the 1-D DFT of x is defined asx
The 3-D FFT is performed as three successive sets of independent 1-D FFTs. 
Parallel Domain Decomposition
To compute the parallel 3-D FFT, the computational domain is decomposed across processors. There are two popular decomposition strategies for parallel computation: the slab decomposition (1-D decomposition) and the pencil decomposition (2-D decomposition).
In the case of a slab decomposition a 3-D array is partitioned into slabs along one axis so that each processor consists of
This decomposition scheme is unsuitable for massively parallel supercomputer as the number of processors that can be used is limited by the number of slabs. In contrast, in pencil decomposition (a 2-D decomposition) a 3-D array is partitioned in two dimensions, which allows the number of processors to increase. Two of the three dimensions of the cube are divided by √ P . Hence, each processor has
A pencil decomposition is used in the current analysis.
FFT Calculation Flow
The pencil decomposition of a 3-D FFT consists of three computation phases separated by two all-to-all communication phases. Each computation phase computes
exchanges for the transpose between pencil-shaped subdomains on P processes. This calculation flow is illustrated in Figure 1 .
The solution of the Poisson equation −∆u = f based on FFT is
wheref is the Fourier transform of f andx −1 is the inverse Fourier transform of x. Thus, solving the Poisson equation using Fourier transform can be broken down into three steps: 1) compute the FFT of f ; 2) scalef by |k| 2 in Fourier space; and 3) compute the inverse Fourier transform of the result.
Fast Multipole Method
N -body problems are used to simulate physical systems of particles interaction under physical or electromagnetic field [5] . The N -body problem can be represented by the sum
where f (y j ) represents a field value evaluated at a point y j that is generated by the influence of sources located at the set of centers {x i }. {x i } is the set of source points with weights given by w i , {y j } is the set of evaluation points, and K(y, x) is the kernel that governs the interactions between evaluation and source points.
The direct approach to simulate the N -body problem evaluates all pair-wise interactions among the points which results in a computational complexity of O(N 2 ). This complexity is prohibitively expensive even for modestly large data sets. For simulations with large data sets, many faster algorithms have been invented, e.g., tree code [6] and fast multipole methods [5] . The fast algorithms cluster points at successive levels of spatial refinement. The tree code clusters the far points and achieves O(N log N ) complexity. The further apart the points, the larger the interaction groups into which they are clustered. On the other hand, FMM divides the computational domain into near-domain and far-domain and computes interactions between clusters by means of local and multipole expansions, providing O(N ) complexity. Other N -body approaches follow a similar strategy [7, 8] . FMM is more than an N -body solver, however. Recent efforts to view the FMM as an elliptic PDE solver have opened the possibility to use it as a preconditioner for even a broader range of applications [9] .
Hierarchical Domain Decomposition
The first step of the FMM algorithm is the decomposition of the computational domain. This spatial decomposition is accomplished by a hierarchical subdivision of the space associated with a tree structure. The 3-D spatial domain of FMM is represented by oct-trees, where the space is recursively subdivided into eight boxes until the finest level of refinement or "leaf level". Figure 2 illustrates an example of a hierarchical space decomposition for a 2-D domain that is associated with a quad-tree structure.
The FMM Calculation Flow
The FMM calculation begins by transforming the mass/charge of the source points into multipole expansions by means of a Point-to-Multipole kernel (P2M). Then, the multipole expansions are translated to the center of larger boxes using a Multipole-to-Multipole kernel (M2M). FMM calculates the influence of the multipoles on the target points in three steps: (1) translation of the multipole expansions to local expansions between well-separated boxes using a Multipole-to-Local kernel (M2L); (2) translation of local expansions to smaller boxes using a Local-to-Local kernel (L2L); and (3) translation of the effect of local expansions in the far field onto target points using a Local-to-Point kernel (L2P). All-pairs interaction is used to calculate the near field influence on the target points by means of a Point-to-Point kernel (P2P). Figure 3 illustrates the FMM main kernels: Point-to-Multipole (P2M), Multipole-to-Multipole (M2M), Multipole-to-Local (M2L), Local-to-Local (L2L), Local-to-Point (L2P), and Point-to-Point (P2P). The dominant kernels of the FMM calculation are P2P and M2L.
FMM Communication Scheme
In this study, we adopt a tree structure that is similar to the one described in [10, 11] where FMM uses a separate tree structure for the local and global trees. Each leaf of the global tree is a root of a local tree for a particular MPI process. Therefore, the depth of the global tree depends only on the number of processes P and grows with log 8 (P ) in 3-D. Each MPI process stores only the local tree, which depth grows with log 8 (N/P ), and communicates the halo region at each level of the local and global tree. Table 1 shows the number of boxes that are sent at the "Global M2L", "Local M2L", and "Local P2P" phases where i refers to the level in the local tree.
Multigrid
Multigrid methods are among the most effective solvers for a wide range of problems. They target solution of a sparse linear system Ax = b with N unknowns in a computational complexity of O(N ). The basic idea behind MG is to use a sequence of coarse grids to accelerate convergence of the fine grid solution. The building blocks of the multigrid method are the smoothing, restriction, and interpolation operators. These are usually 3-D stencil operations on a structured grid in the case of geometric multigrid (GMG) and sparse matrix-vector multiplications (SpMV) in algebraic multigrid (AMG). In the current study, multigrid refers to the geometric multigrid.
The V-cycle, shown in Figure 4 , is the standard process of a multigrid solver. Starting at the finest structured grid, a smoothing operation is applied to reduce high-frequency errors followed by a transfer of the residual to the next coarser grid. This process is repeated until the coarsest level is reached, at which point the linear system is solved with a direct solver. The error is then interpolated back to the finest grid. The V-cycle is mainly dominated by the smoothing and residual operations on each level. A multigrid solver is constructed by repeated application of a V-cycle. The number of V-cycles required to reduce the norm of the error by a given tolerance is estimated by
where ρ is the convergence rate. Generally, the convergence rate is bounded by ((κ − 1)/κ) µ where µ is the number of smoothing steps and κ is the condition number of the matrix A [12] .
Exascale Projection
In this paper we consider exascale systems built from hypothetical processors based on extrapolating current technology trends. We assume that in 2025, we will be able to build a 7 exaFLOP/s (doubleprecision) system. This section describes how we project these hypothetical CPU-based and GPU-based exascale systems. Similar concept was applied in 2010 by [13] .
We collect CPUs and GPUs peak performance, memory bandwidth, and number of cores per processor for the period 2007 − 2017. Linear regression is then used to find the doubling-time estimate for each parameter, as shown in Figure 5 . For the network link bandwidth, we begin with the data collected in [13] , which covers the period 1986 − 2012. We then collect the same data for systems that made the Top500 list since 2012. Table 2 shows processor architecture projections, from starting values on the Argonne National Laboratory's Cooley (GPU-based) and KAUSTs Shaheen II system (CPU-based), both delivered in 2015. The value "Processors" count is scaled to reflect a 7 PFLOP/s machine. 
Concurrency
To gain some insight into the solvers performance on the massively concurrent systems expected at exascale, we derive analytical performance models that include computation and both intra-and inter-node communication costs. The intra-node communication along with the computation cost account for the single node performance which is a critical building-block in scalable parallel programs, whereas the inter-node term reflects the impact of network communication on the scalability.
In this section we develop performance models for FFT, FMM, and MG on P nodes for a total problem
Throughout, the computation time is defined as the total number of floatingpoint operations, multiplied by the time per floating-point operation, t c , in seconds. Memory movement is modeled as the total data fetched into fast memory, multiplied by the memory bandwidth inverse (β mem ) in units of seconds per element. Assuming arithmetic and memory operations are not overlapped, the total execution time T exe is given by
and with overlap, T exe is given by
where T comp is the computation time and T mem is the time spent transferring data in a two-level memory hierarchy between the main memory and cache. T exe in (6) can be rewritten as
where n FLOP is the number of FLOPs, n mem is the number of main memory operations, B τ ≡ β mem /t c is the processor time balance, and AI ≡ n FLOP /n mem is the arithmetic intensity. In order to minimize the execution time, AI must be larger than B τ . This condition is referred to as the balance principle.
Inter-node communication cost is modeled using the postal model or α-β link model for communication, where α represents communication latency, β link is the send time per element over the network (inverse the link bandwidth). Using this basic model, communication cost can be represented as
where m and n are the maximum number of messages and total number of elements sent by a process, respectively. 
This model accounts for the three computational phases where each phase consists of
Memory Access Costs
For a cache with size Z and cache-line length L in elements, a cache-oblivious
) cache misses, for each transferring line of size L [13, 14] . This bound is optimal, matching the lower bound by Hong and Kung [15] N is an exact power of two. Thus, the time spent moving data between the main memory and a processor in the 3-D FFT is given by
Network Communication Costs
In the pencil decomposed 3-D FFT, each processor performs two all-to-all communication with √ P other processors sending a total of N P data points at each communication phase. Hence, the FFT inter-node communication time is approximated by
where the factor of two accounts for the two communication phases. Since a fully connected network is unlikely at exascale, a more realistic estimation of the communication cost must include the topology of the interconnect [13] . For example, on a 3-D torus network without task-aware process placement, the communication time is bounded by the bisection bandwidth
Fast Multipole Method
In this section, we present analytical models for the two phases of FMM that consume most of the calculation time: P2P and M2L. We assume a nearly uniform points distribution and therefore a full oct-tree structure.
Computation Costs
P2P. Assuming q points per leaf box, the computational complexity of the P2P phase is 27q 2 N q . This leads to a computation cost of 
Type of expansion Complexity
Cartesian Taylor
M2L. The asymptotic complexity of the M2L phase depends on the order of expansion k and the choice of series expansion. Table 3 shows the asymptotic arithmetic complexity with respect to k for different expansions used in fast N -body methods [16] . The kernel-independent FMM (KIFMM) [17] , which uses equivalent charges and FFT, has a more precise operations count of k 3 log k + 189k 3 [18] . Hence, the M2L phase of the KIFMM has a total computation cost of
where 189 is the number of well-separated neighbors per box (6 3 − 3 3 = 189). Another state-of-the-art FMM implementation is exaFMM [16] which uses Cartesian series expansion. ExaFMM has operations count of 189k 6 . Hence
Memory Access Costs
As shown in [18] , the outer loops of the P2P and M2L computations can be modeled as sparse matrixvector multiplies. A cache-oblivious algorithm [19] for multiplying a sparse H × H matrix with h non-zeros by a vector establishes an upper bound on cache misses in the SpMV as
for each transferring line of size L.
P2P. Applying (16) gives an upper bound on the number of cache misses for the P2P phase as follows
where b P2P is the average number of source boxes in the neighbor list of a target leaf box (b P2P = 26 for an interior box in a uniform distribution). The first two terms on the right-hand side of (17) refer to read access for the source boxes and the neighbor lists for each target box, while the third term refers to the update access for the target leaf box potentials. In P2P communication, coordinates and values of every point belonging to the box must be sent, resulting in a multiplication factor of four. We model the dominant access time as
M2L. Applying (16) for the M2L phase gives an upper bound on the number of cache misses as follows
where b t is the number of target boxes, b s is the number of source boxes, b M2L is the average number of source boxes in the well-separated list of a target box (b M2L = 189 for an interior box in a uniform distribution), f (k) is the asymptotic complexity given in Table 3 , andZ is the effective cache size. ForZ, we assume that all possible M2L translation operators (7 3 − 3 3 = 316) are computed and stored in the cache, leading tō
Considering the higher order terms, the memory access cost of the M2L phase can be approximated by
Network Communication Costs
P2P. The P2P communication is executing only at the lowest level of the FMM tree where each node communicates with its 26 neighbors. In total, each node communicates one layer of halo boxes which create a volume of (2 l + 2) 3 − 8 l where l = log 8 (N/P ). Using the α-β link model, the inter-node communication cost of the P2P phase can be represented by
where n P2P is the number of elements in (((
M2L. Similar to the P2P phase, the number of communicating nodes in the M2L phase is always the 26 neighbors. To use the α-β link model, we estimate the amount of data that is sent at each level of the FMM hierarchy. Table 1 shows the number of boxes that are sent at the "Global M2L", "Local M2L", and "Local P2P" phases where i refers to the level in the local tree. Thus, the communication cost of the M2L phase at level l is represented by
where n l M2L is the number of elements sent at level l.
Multigrid
The basic building blocks of the classic geometric multigrid algorithm are all essentially stencil computations. In this section, the multigrid solve time is modeled as the sum of the time spent smoothing, restricting, and interpolating at each level as follows
In the classical multigrid there are more grid points than processors at fine levels. Hence, all processors are active. On coarse grids, however, there are fewer grid points than processors. Therefore, some processors excute on one grid point while others are idle. Some approaches to alleviate this problem include redistributing the coarsest problem to a single process and redundant data distributions. We assume naïve multigrid implementation where the number of points decreases by a constant factor γ in each dimension after each restriction operation. For simplicity of analysis, we assume restriction and interpolation require only communication with neighbors [20] .
Computation Costs
The smoother is a repeated stencil application. Each smoothing step is performed η 1 times before restriction and η 2 times after interpolation. Thus, the computation cost on a seven-point stencil can be approximated by
where the number of smoothing phases η = η 1 + η 2 . In our analysis we assume one smoothing step before restricting and one smoothing step after interpolation.
Memory Access Costs
A cache oblivious algorithm for 3-D stencil computations incurs at most O(N/Z 1/3 ) cache misses for each transferring line of size L [21] . This number of cache misses matches the lower bound of Hong and Kung [15] within a constant factor. We apply this bound to the stencil computations within the multigrid method. Therefore, the memory access cost of smoothing can be represented by
Network Communication Costs
Communication within the V-cycle takes the form of nearest-neighbor halo exchanges. In the 3-D multigrid, each processor communicates with its six neighbors where the amount of data exchanged decreases by a factor of c 2 on each subsequent level. Thus, the communication time at level l is given by
Models Interpretation

Roofline Model
Arithmetic intensity (AI) is the ratio of total floating-point operations (FLOPs) to total data movement (Bytes). Applications with low arithmetic intensity are typically memory-bound. This means their execution time is limited by the speed at which data can be moved rather than the speed at which computations can be performed, as in compute-bound applications. Hence, memory-bound applications achieve only a small percentage of the theoretical peak performance of the underlying hardware.
The roofline model can be used to assess the quality of attained floating-point performance (GFLOP/s) by combining machine peak performance, machine sustained bandwidth, and arithmetic intensity as follows Attainable (GFLOP/s) = min(Peak (GFLOP/s), Memory BW × AI).
(27) Figure 6 shows a roofline model along with the arithmetic intensity of various phases of the FFT, FMM, and MG methods. The ridge point on the roofline model is the processor balance point. All intensities to the left of the balance point are memory bound, whereas all to the right are compute bound. Comparing the three methods shows that the FMM computations have higher arithmetic intensity due to its matrixfree nature. On the other hand, SpMV and stencil operations, which are the basic building blocks of the classic algebraic and geometric multigrid methods, have low arithmetic intensities. The 3-D FFT has an intermediate arithmetic intensity that grows slowly with the problem size. In order to understand the relation between computation time and arithmetic intensity, the algorithmic efficiency must be taken into account. Using (7), Figure 7 shows that computation time is independent of the algorithmic computational complexity up until the processor balance point. Beyond that point, it increases as a function of the algorithmic complexity. Figure 6 also shows the roofline model of a possible future CPU processor. The characteristics of the processor are based on extrapolating historical technology trends. These trends are summarized in Table 2 . From Figure 6 we observe that although FMM is compute-bound on contemporary systems, it could become memory-bound at exascale.
Projecting Forward
Resiliency
To assess the resilience of FFT, FMM, and MG, we quantify the vulnerability of the data structures and communication patterns used within these methods.
For data structures, we use the data vulnerability factor (DV F ) introduced in [22] . The DV F for a specific data structure (DV F d ) is defined as
where F IT is the failure in time (failures per billion hours per Mbit), T exe is the application execution time, S d is the size of the data structure, and N ha is the number of accesses to the hardware (main memory in this study). To estimate N ha , we use the number of cache misses approximated for FFT, FMM, and MG in Section 4. The DVF of an application (DV F a ) can be calculated by
where D is the number of major data structures in the application. For communication, we introduce the communication vulnerability factor (CV F ) which reflects the communication pattern and network characteristics. The CV F for a specific kernel (CV F k ) is defined as
where m is the maximum number of messages sent, T net is the application communication time, and RF n is the network resilience factor defined for uniform deterministic traffic [23] as follows
whereh is the average route length and p e is the effective link failure probability given by
where a is the probability of the occurrence of an event A that can only affect the status of a link, b is the probability of the occurrence of an event B that can affect the status of all the links incident at a node, and p a and p b are the probability that events A and B, respectively, can lead to link failure. Here, we defineh as the diameter of the network formed by P nodes. For multilevel methods, the CV F is calculated at each level individually. Thus, the application CV F a is given by
where K is the number of key kernels in the application and CV F k is given by
where L is the number of levels. Figure 8 shows the DVF of the FFT, FMM, and MG methods. FMM has random memory access pattern as memory accesses to the tree are random. FFT and MG, on the other had, have template-based memory access pattern where accesses to elements of the data structure mesh follow specific topology or stencil information instead of arbitrarily constructed. Figure 8 shows that algorithms with random memory access pattern, such as FMM, have higher DVF than algorithms with template-based memory access pattern, such as FFT and MG. Therefore, the FMM data structures are more sensitive to memory errors compared to FFT and MG. These observations are consistent with the ones in [22] .
Models Interpretation
Data Structures Vulnerability
Communication Vulnerability
The communication vulnerability factors of FFT, FMM, and MG are shown in Figure 9 . As expected, the all-to-all communication pattern of FFT makes it more sensitive to network failures compared to the hierarchical methods, FMM and MG. The hierarchical nature of FMM and MG reduces the O( √ P ) communication complexity of FFT to O(log P ). This communication complexity is likely to be optimal for elliptic problems.
Projecting Forward
For exascale projections, we scale the problem size by the "Cores" 10-year increase factor from Table 2 . In Figures 8 and 9 , the problem size per processor is N/P = 32 3 for 2015 and N/P = 65 3 for 2025. We also scale the number of processes by the "Processors" increase factor from P = 11, 889 to P = 372k and assume that the effective link failure probability p e remains constant over time. The results show that both the DVF and CVF are expected to increase on future exascale systems with more drastic increase in the DVF. 
Heterogeneity
In this section we adapt the FFT, FMM, and MG execution models introduced in Section 4 to accelerators. In particular, we consider NVIDIA GPUs. One of the main architectural differences between GPUs and CPUs is the relatively small caches on GPUs which makes reusing data in the fast memory more difficult. Another bottleneck to consider on heterogeneous systems is the the PCIe bus. Due to the high compute capability of the GPU, the PCIe bus can have a significant impact on performance. The PCle transfer time for n elements is given by
where β PCIe is the I/O bus bandwidth inverse in seconds per element. For FFT, FMM, and MG, the PCle transfer time is given by
where the factor of two accounts for the two ways transfer. Here, we assume that each processor has a direct network connection, optimistically avoiding PCIe channels.
6.1. Models Interpretation 6.1.1. Roofline Model Figure 10 shows roofline models of NVIDIA Tesla GPU and of a possible future GPU processor that is based on extrapolating historical technology trends. Similar to the CPU exascale projection results, Figure 10 shows that kernels that are compute-bound on contemporary systems could become memorybound at exascale.
Projecting Forward
Using the analytical models, we predict the communication time of FFT, FFM, and MG for large-scale problems on possible future GPU-and CPU-based exascale systems. The machine characteristics of the exascale systems are based on the trends summarized in Table 2 . Figure 11 shows the communication time of FFT, FMM, and MG split into memory and network access costs. We consider extrapolated GPU-and CPU-based systems that have the same peak performance of 7 exaFLOPS. The GPU-based system has 43.3K processors while the CPU-based system has 372K processors. The results show that all methods spend less time in both forms of communication on the CPU-based system. However, this system requires almost 8.7× as many processors as the GPU-based system. This cost could be prohibitive. 
Energy
To characterize power and energy efficiency of the FFT, FMM, and MG methods, we use the energy roofline model introduced in [24] . This model bounds power consumption as a function of the total floatingpoint operations and total amount of data moved. The energy cost (Joules) is defined by
where E FLOP is the total energy consumption of the computation, E mem is the total energy consumption of memory traffic, and E 0 is a measure of energy leakage as a function of execution time, T exe . Suppose the energy cost is linear in T exe with a fixed constant power π 0 , (37) can be written as
where n FLOP is the number of FLOPs, n mem is the number of main memory operations, and FLOP and mem are fixed energy per computation and per memory operation, respectively. Defining the energy balance B ≡ mem / FLOP , the above equation becomes
Using (39), Figure 12 shows the energy roofline model along with the arithmetic intensity of various phases of FFT, FMM, and MG. The figure shows that algorithms with higher arithmetic intensity have better energy efficiency. However, total energy consumption depends heavily on the algorithmic efficiency. Similar to Figure 7 , Figure 13 shows that total energy consumption is independent of the algorithmic computational complexity for all intensities to the left of the processor balance point whereas energy consumption increases as a function of the algorithmic complexity beyond that point.
Projecting Forward
Exascale systems must have power efficiency of at least 50 GFLOP/watt in order to achieve the power target of 20 MW per exaFLOP. Figure 14 shows the power efficiency from the Green500 list of heterogeneous CPU-GPU and CPU-only systems. To reduce bias towards small systems, we consider top CPU-GPU and CPU-only systems on each Green500 list that also made the Top15 on the TOP500 list. Assuming that the power efficiency will improve at the same extrapolated rate, heterogeneous supercomputers will hit the power target before 2022 while CPU-based systems would take longer. 
Memory
Memory hierarchy is expected to change at exascale based on both new packaging capabilities and new technologies to provide the required bandwidth and capacity. Local RAM and non-volatile-memory (NVRAM) will be available either on or very close to the nodes to reduce wire delay and power consumption. One of the leading proposed mechanism to emerge in the memory hierarchy is the 3-D stacked memory which enables DRAM devices with much higher bandwidths than traditional DIMMs (dual in-line memory module).
Deeper memory hierarchy is expected at exascale with each level composed of a different memory technology. One proposed memory hierarchy for exascale systems consists of [26] : a high-bandwidth 3-D stacked memory, such as high bandwidth memory (HBM) standard or hybrid memory cube (HMC) technology, a standard DRAM, and NVRAM memory. Approximate bandwidths and capacities of the proposed memory subsystem are shown in Table 4 . Figure 15 shows memory-aware roofline models of the different memory technologies. Emerging 3-D stacked DRAM devices, such as HBM and HMC, will significantly increase available memory bandwidth. However, with the exponential increase in core counts, stacked DRAM will only move the memory wall and is unlikely to break through it [27] . Figure 15 also shows the large difference in attainable performance between different levels of the memory hierarchy. Exascale applications need to exploit data locality and explicitly manage data movement to minimize the cost of memory accesses and to make the most effective use of available bandwidth.
Observations
• Algorithms that are known to be compute-bound on current architectures, such as the FMM, could become memory-bound on future CPU-and GPU-based exascale systems.
• Execution time and energy consumption are independent of the algorithmic computational complexity up until the processor balance point. They increase as a function of the algorithmic complexity beyond that point.
• Heterogeneous systems are important to achieve the exascale power target of 20 MW per exaFLOP.
• It is well known that GPUs deliver more peak performance and bandwidth relative to high-end CPUs. This performance gap is likely to increase towards exascale, as shown in Figure 16 . • Emerging 3-D stacked DRAM devices will significantly increase available memory bandwidth. However, with the exponential increase in core counts, stacked DRAM will only move the memory wall and is unlikely to break through it.
Conclusions
Modeling FFT, FMM, and MG relative to the exascale challenges imposed by technology trends has contributed to our understanding of the main steps that must be taken on both application and architecture sides to help overcoming these challenges.
On the application side:
• Rethink algorithms to reduce memory requirements. Data movement is the dominant factor that limits performance and efficiency on contemporary architecture. Attainable floating-point performance of memory-bound applications is limited by the memory bandwidth. Furthermore, a significant portion of the energy consumption of modern supercomputers is caused by memory operations. Reducing data movements leads to higher arithmetic intensity, lower memory bandwidth usage, lower energy consumption, and better scalability with the number of cores.
• Rethink algorithms to improve arithmetic intensity. High arithmetic intensity is essential for achieving good performance and efficiency. Possible approaches to increase the arithmetic intensity include improving data locality, combining multiple kernels into a single high arithmetic intensity kernel, and reducing the memory footprint by, for example, using matrix-free approaches as in the FMM.
• Design for sustainability Resilience is a major obstacle on the road to exascale. Our projections show that resilience is expected to be a much larger issue on exascale systems than it is on current petascale computers. New resilience paradigms are required.
• Enable energy-efficient software. In addition to reducing memory operations and improving arithmetic intensity, power consumption can be reduced at the software side by efficiently exploiting thread level parallelism to ensure balance between performance gains and increases in energy consumption.
On the architectural side:
• Increasing memory bandwidth. Radical technology advances are needed to improve local memory bandwidth.
• Enable energy-efficient computers. Ongoing research efforts to improve energy efficiency include [28] : dynamic frequency scaling, power-aware applications, energy management throughout the hardware/ software stack, and optimization techniques for balancing performance and power. Nevertheless, disruptive technology breakthroughs are still needed to reach the exascale power target of 20 MW per exaFLOP.
